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Abstract
The modular multilevel converter (MMC) has become a very attractive solution for interfacing high
voltages hybrid networks. The MMC enables scalability to different power levels, full controllability
provided by IGBTs and can achieve very high efficiencies by using a low switching frequency method as
the nearest level modulation (NLM). However, in order to limit failures of the power modules, the ther-
mal stress of the submodules (SMs) should be properly studied. For NLM a capacitor voltage balancing
algorithm is required and this algorithm, as demonstrated in this paper, offers already good thermal bal-
ance among the cells of the MMC. However, at low power factor, operation which could occur in case of
low-voltage ride through and of reactive power injection, the mentioned algorithm is not effective any-
more. This paper proposes an active thermal balancing algorithm which is embedded in the previously
mentioned capacitor voltage balancing algorithm. The purpose of the active balancing is to achieve an
equal heat distribution among the submodules to enhance the lifetime. The junction temperatures with
and without active thermal balancing are studied in simulation for an HVDC application. The paper
proves that thermal balance of MMC can be significantly improved.
Introduction
The modular multilevel converter (MMC) was firstly proposed by Marquardt and Lesnicar in 2003 [1]
and has become a very popular solution in HVDC transmission systems. Projects up to 1000MW are
realized or planned [2]. The MMC especially profits from its scalability to different power and voltage
levels by using standard components (IGBTs) [1]. Since a very high number of IGBTs is required to
block high voltages even low switching frequency methods can achieve a suitable waveform [3]. A
minimum possible switching frequency is achieved by a nearest level modulation (NLM) [3]. The NLM
can be easily adopted even for multi-level converters and approximates the voltage reference to the
closest available voltage level [3]. Also due to the high efficiency achieved by low switching frequencies
the MMC is very interesting for high- and medium-voltage power conversion.
In addition to the efficiency, the reliability is a very important design criterion for high power converters
especially for maritime converter stations. The expected lifetime of one power module strongly depends
on the thermal stress. The thermal stress can be evaluated by the absolute junction temperatures and their
thermal cycles [4]. In order to increase lifetimes, an active thermal control can regulate the temperature
profile by adjusting the power losses [5]. Different approaches are summarized in [5],[6]. Compared
to a simple two-level converter the degrees of freedom in a high-voltage MMC converter are strongly
increased. This creates additional opportunities and challenges for an improved thermal management.
An indirect thermal control for MMCs by utilizing the differential (circulating) current was recently
proposed in [7]. Apart from that, publications regarding the thermal management in MMCs are very
scarce.
In this paper an active thermal balancing is presented to achieve an equal heat distribution among the
different submodules (SMs). By this strategy the conducting semiconductor is relieved when the tem-
perature becomes relatively high. The thermal balancing is integrated in the capacitor voltage balancing
algorithm and is applied to NLM.
The paper is organized as follows. The first section introduces the MMC including the used mathematical
model, control and capacitor voltage balancing. The next section introduces and describes the principle
of the active thermal balancing in detail. In the third section simulation results with and without active
thermal balancing are analyzed for different operation points. The conclusion is given in the final section.
MMC Description
Topology
The circuit of a three-phase MMC in double-star connection is shown in Fig. 1 [8]. Each three-phase
leg is divided in an upper arm (p) and a lower arm (n). In each arm there are N series-connected SMs.
The SMs are designed as chopper-cells. Each SM can be seen as discrete voltage source able to switch
between the capacitor voltage vc and zero at its terminals. An inductor Larm is inserted in each arm to
limit the inrush arm current while switching on or off a SM and to control the circulating current which
is regulating the voltages of the SM capacitors [9]. The occurring losses in each arm are expressed by the
resistance Rarm. A resistance Rc is put in parallel to the SM’s capacitor to consider its leakage current.
The three-phase grid is represented as 120○ phase-shifted grid voltages vgrid and resistive-inductive grid
impedances divided in Rgrid and Lgrid.
Mathematical Model
The overall voltage across the SMs in the upper and the lower arm are given in equations (1) and (2).
S(x) describes the switching state of the xth SM. During normal MMC operation only two switching
states are used.
vp =
N∑
x=1
Sp(x) ⋅vc,p(x) (1) vn = N∑
x=1
Sn(x) ⋅vc,n(x) (2)
Both switching states and the paths of the arm current are illustrated in Fig. 2 [10]. When a submodule
is inserted, the corresponding capacitor is charging or discharging.
Each phase voltage is described in equation (3). The AC current can be controlled by the difference
between vn and vp. Half of the voltage difference can be defined as the converter voltage in equation (4)
[11]:
vac = Rgrid ⋅ iac+Lgrid ⋅ diac
dt
+vgrid (3) vconv = vn−vp2 (4)
The arm currents can be separated into two parts: the differential current idiff and the contribution to the
phase current iac. Considering an equal contribution, the arm currents can be described in equations (5)
and (6). The current idiff is a circulating current which is contained both in the upper and in the lower
arm current without being measurable directly [12].
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Figure 1: Three-phase circuit of a modular multilevel
converter (MMC) in double-star connection
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Figure 2: Current paths in an SM during
normal MMC operation
ip = idiff+ iac
2
(5) in = idiff− iac
2
(6)
The differential voltage vdiff is described in equation (7). The differential current can be controlled by
the sum of vp and vn.
vdiff = 2Larm ⋅ didiff
dt
+2Rarm ⋅ idiff (7)
Control Scheme and Modulation
The power transmission and the average capacitor voltages are separately controlled, as illustrated in
Fig. 3. The power transfer to the grid is controlled by the AC current. The coupling between d and q
component is not depicted. The average capacitor voltage is controlled by the corresponding differential
current in each phase [12]. The energy stored in the upper and the lower arm are equalized by eliminating
the difference between their average capacitor voltages [13]. The voltage difference is multiplied by the
modulation signal fm to take into account the number of inserted SMs [13].
The current controllers are designed following the technical optimum principle [14]. The average capac-
itor voltage control is tuned to minimize the differential current ripple to relieve the semiconductors. The
control parameters used in simulation are listed in Table I.
The number of inserted SMs non is calculated in order to follow the reference voltages v
∗
conv and v
∗
diff.
Assuming that the DC voltage and the capacitor voltages are ideally regulated, the equations (8) and (9)
are obtained [15]. Since the number of SMs is an integer, the results have to be rounded.
non,p = round(N
2
− v∗conv
Vco
− v∗diff
2Vco
) (8) non,n = round(N
2
+ v∗conv
Vco
− v∗diff
2Vco
) (9)
Capacitor Voltage Balancing
Beside the MMC control, a capacitor voltage balancing algorithm is required for NLM in order to achieve
an equal power distribution among the SMs [16]. The arm currents are charging and discharging the ca-
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Figure 3: Overall MMC control structure
Table I: Control parameters
Parameter Value
K1, K2 1016.7
T1, T2 55.5ms
K3 0.36
T3 540 µs
K4 2400
T4 0.36 s
K5 0.005
pacitors of the inserted SMs whereas the capacitor voltages of bypassed SMs are approximately constant
(cf. Fig. 2). The NLM is based on the calculation of the number of inserted SMs in each arm (cf. equa-
tions (8),(9)). Profiting by the number of switching combinations, the modulator can already balance
the capacitor voltages up to a certain degree taking into account the direction of the arm current iarm. In
addition to this embedded balancing approach an active capacitor voltage balancing is useful to enhance
the performance and to protect the semiconductors [15]. The goal is to keep the voltage in a predefined
range. Depending on this range additional switching operations can be required. For active capacitor
voltage balancing there are different approaches proposed and compared in literature [15].
Active Thermal Balancing
Losses occur when the semiconductor is conducting the arm current (conduction losses) and when the
semiconductor is switching on or off (switching losses). The path of the arm current can be changed by
changing the switching state of one SM (cf. Fig. 2).
The purpose of an active thermal control is the equal heat distribution among all SMs. The goal can
be achieved by changing the switching state of SM as soon as the junction temperature of the active
semiconductor becomes relatively high. In this way the spread in the junction temperatures can be
minimized.
Usually, the capacitor voltage balancing algorithm takes decision of switching on or off SMs only based
on the capacitor voltages and on the arm current direction. However, in this manner the temperatures
of the semiconductors can be quite different. An active thermal balancing will take the junction tem-
peratures into account so that the temperature of the semiconductor which carries the current after one
switching operation should be minimal. A possible principle for a thermal balancing is summarized in
Table II.
In equations (10)-(13) cost functions are defined to include both the SM capacitor voltage and the junction
temperature of the active semiconductor. The weighting factor α is used to adjust the strength of active
thermal balancing. The SMs to be inserted or bypassed are selected by minimizing the relevant cost
Table II: Active thermal balancing principle
non−non,old iarm Action
positive > 0 insert SM(s) with lowest temperature in Diode D1
positive < 0 insert SM(s) with lowest temperature in IGBT T2
negative > 0 bypass SM(s) with lowest temperature in IGBT T1
negative < 0 bypass SM(s) with lowest temperature in Diode D2
Table III: Approach of active thermal balancing embedded in capacitor voltage balancing
Arm current Switching on (0→ 1) Switching off (1→ 0)
positive min{c1} min{c2}
negative min{c3} min{c4}
function according to Table III. When the weighting factor α is set to zero the active thermal balancing
is disabled. In addition to the thermal balancing a maximum temperature should be defined as thermal
protection.
c1 = (vc−vc,min)+α1(Tj,D1−Tj,D1,min) (10)
c2 = (vc,max−vc)+α2(Tj,T2−Tj,T2,min) (11)
c3 = (vc,max−vc)+α3(Tj,T1−Tj,T1,min) (12)
c4 = (vc−vc,min)+α4(Tj,D2−Tj,D2,min) (13)
Simulation Results
The simulation model is based on the mathematical model derived in the second section. The model is
discretized in MATLAB by using a sampling time of 20µs. The simulation parameters for an HVDC
application are summarized in Table IV whereby the DC voltage is assumed as constant. The MMC
consists of 150 SMs per arm and is rated for a nominal power of 300MW. A high-voltage grid and the
corresponding grid transformer are emulated. The employed control was described in the third section.
A NLM is considered to achieve high efficiency. In addition to the capacitor voltage balancing embedded
in NLM, the individual capacitor voltages are limited to 2500V as protection. As semiconductors the
IGBT module CM1200HC-90R fromMitsubishi is considered. The power losses occurring in the IGBTs
and diodes are calculated by the datasheet characteristics according to [17]. The thermal model is based
on the Foster Network whereby the thermal impedances of the semiconductors from junction to case
are obtained from the datasheet. The thermal resistances of cooling between case and heatsink are
given in Table IV as well. Since the time constants of the cooling elements would be relatively high, a
constant temperature difference between cooling and case is considered for steady state operation. The
temperature difference is calculated by the product of thermal resistance and the averaged power losses.
The semiconductors are cooled by a water temperature of Ta = 40
○C.
Electrical and Thermal Behavior
The MMC is considered in steady state operation whereby the rated power is transmitted from DC to
AC side. The three-phase converter voltages, the grid voltages and phase currents are depicted in Fig.
4a for a power transmission of 300MW. A power factor of cosϕ = 0.95 corresponds to a reactive power
of 98.6Mvar. The phase currents reach an amplitude of around 2150A. The differential voltage and the
differential current (phase 1) are depicted in Fig. 4b. The peak-to-peak ripple of the differential current
Table IV: MMC simulation parameters
Description Parameter Value Unit Description Parameter Value Unit
SMs per arm N 150 DC voltage Vdc 300 kV
Arm inductor Larm 72 mH Arm resistance Rarm 200 mΩ
SM’s capacity C 10 mF Cap. voltage limit Vc,lim 2500 V
Grid voltage Vgrid,upY
120√
3
kV Grid inductance Lgrid 25 mH
Grid resistance Rgrid 1 Ω Sampling time Ts 20 µs
Cool. resist. (T) Rth,CK,T 5.2
K
kW
Cool. resistance (D) Rth,CK,D 11.7
K
kW
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Figure 4: Electrical behavior of the MMC, steady state (Pgrid = 300MW, cosϕ = 0.95, Vc,lim = 2500V,
α = 0): a) Converter phase voltages, grid voltages and phase currents (3 phases), b) Differential voltage,
differential current and capacitor voltages (phase 1)
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Figure 5: Thermal behavior of the semiconductors in the first 21 SMs in the upper arm, phase 1 (steady
state: Pgrid = 300MW, cosϕ = 0.95, α = 0)
is around 120A, by obtaining an average capacitor voltage oscillating with about 70V. The individual
capacitor voltages are balanced and limited to 2500V.
The thermal behavior of the semiconductors is considered in the upper arm (phase 1) and is depicted for
the first 21 SMs in Fig. 5. The highest junction temperatures occur in IGBT T2 caused by the considered
power flow direction. T2 is active when the corresponding SM is inserted and when the arm current is
positive. The cyclic behavior of power losses also causes thermal cycles (50Hz). Moreover, switching
operations during a high arm current cause high peaks of power losses and quick changes in the junction
temperatures. Basically, the temperatures are already regulated by the capacitor voltage balancing up to
a certain degree.
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Figure 6: Maximum, min. and averaged junction temperatures in the upper arm, phase 1 (solid: α = 0,
dashed: α = 50): a) IGBTs T1, b) IGBTs T2, c) Diodes D1, d) Diodes D2 (Pgrid = 300MW, cosϕ = 0.95)
Active Thermal Balancing
In order to further reduce the thermal spread in the temperatures, the active thermal balancing will be
activated. The weighting factor α is set constant for the different cost functions: α = α1 = α2 = α3 = α4.
In Fig. 6a and 6b the maximum, the minimum and the average temperatures for IGBTs T1 and T2 of
the 150 SMs are depicted. The average temperature is almost constant independently from the weighting
factor. For an active thermal balancing the switching frequency is only slightly increased caused by
the capacitor voltage limitation which becomes more active. However, the spread in the temperatures
is reduced by an active thermal balancing (α = 50) compared to the usual capacitor voltage balancing
(α = 0). The same effect is shown for the semiconductors D1, D2 in Fig. 6c and 6d. The averaged
difference between highest and lowest junction temperature are summarized in Table V depending on
the weighting factor. A reduction of between 1.5K (T2) and 4K (D1) is achieved by the active thermal
balancing. This corresponds to a reduction of 19.5% and 35.1%.
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Figure 7: Thermal behavior of the semiconductors in the first 21 SMs in the upper arm, phase 1 (steady
state: Qgrid = 300Mvar, cosϕ = 0, α = 0)
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Figure 8: Maximum, minimum and averaged junction temperatures in the upper arm, phase 1 (solid:
α = 0, dashed: α = 50): a) IGBTs T1, b) IGBTs T2 (Qgrid = 300Mvar, cosϕ = 0)
The effect of active thermal control for a high reactive power (Qgrid = 300Mvar) is considered in the next
step. The thermal behavior of the semiconductors is depicted in Fig. 7 for the first 21 SMs without
active thermal balancing. The spread in the temperatures is strongly increased. Since the arm currents
are oscillating around zero, the individual capacitors are not charged as fast as before. For this reason,
the semiconductors can conduct the current for a longer time without being changed by the capacitor
voltage balancing.
The maximum, minimum and average temperatures for the semiconductors are depicted in Fig. 8 and
9 without and with active thermal balancing. The spread in the temperatures is strongly reduced by
the active thermal balancing. According to Table VI the averaged difference between highest and lowest
junction temperature is reduced by between 12.4K (T2) and 21.6K (D1). This corresponds to a reduction
of between 71.4 and 79.7%.
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Figure 9: Maximum, minimum and averaged junction temperatures in the upper arm, phase 1 (solid:
α = 0, dashed: α = 50): a) Diodes D1, b) Diodes D2 (Qgrid = 300Mvar, cosϕ = 0)
Table V:Maximum temperature difference (av-
eraged) among all 150 SMs in the upper arm,
phase 1 (Pgrid = 300MW, cosϕ = 0.95)
α T1 T2 D1 D2
0 5.7K 7.7K 12.2K 5.6K
50 3.7K 6.2K 8.2K 4.0K
Table VI: Maximum temperature difference
(averaged) among all 150 SMs in the upper
arm, phase 1 (Qgrid = 300Mvar, cosϕ = 0)
α T1 T2 D1 D2
0 23.9K 17.2K 27.1K 21.3K
50 5.8K 4.8K 5.5K 6.1K
Conclusion
In this paper, an active thermal balancing for an MMC in an HVDC application was embedded in the
capacitor voltage balancing algorithm by defining cost functions. Simulation studies performed in MAT-
LAB showed that the proposed control reduces the spread in the junction temperatures. On the other
hand, it has been shown that the capacitor voltage balancing algorithm also balances the temperatures
up to a certain degree. Nevertheless, a significant improvement in the MMC thermal management can
be achieved with the proposed control at the expense of a slight increase of the switching frequency.
Especially for low power factors, the potential of an active thermal balancing is very promising.
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